Making

Soda Machine: Verilog Project

In Spring 2016, I took an introduction to Computer Engineering with Professor Jakub Szefer. For our final project, we programmed a state machine for a soda machine in Verilog. Sourcecode: Available on GitHub

By pong.tr, ago